Paper / Subject Code: 51402 / Logic Design SEIIT SEM-IIL CBCS 1 4 MAY 2019 [Total Marks: 80] (Time: 3 Hours) N.B.: (1) Question No. 1 is compulsory. (2) Solve any three questions out of remaining five. (3) Figures to right indicate full marks. (4) Assume suitable data where necessary. 20 Q1. Solve any four a) Explain DC operating point and its variation with the help of output characteristics of transistor. b) Convert S-R flip flop to J-K flip flop. c) Design Ex-OR gate using NAND and NOR gates. d) Design full substractor using half substractor and additional gates. e) Convert following decimal number to Binary ,Octal, Hexadecimal and Gray code i) (345)10 ii)(818)10 Q2. a) Explain collector to base bias Circuit with its stability factor. 10 b) Minimize the following four variable logic function using K-map and Design using 10 only NAND gates. $f(A,B,C,D)=\sum m (0,1,2,3,5,8,9,10,11,12,14)$ 10 Q3. a) Design 4-bit binary to gray code conversion using basic gates. b) i) Implement following using only one 8:1 Multiplexer and few gates. $F(A,B,C,D) = \sum m(1,3,4,5,8,9,12,15)$ ii) With neat logic diagram explain in short operation of Universal Shift Register. 10 Q4. a) Design a Mod 10 synchronous counter using J-K Flipflop. 10 b) Using Quine MC Cluskey Method determine Minimal SOP form for 10 $F(A,B,C,D) = \sum m(0,1,2,5,6,7,8,9,10,14)$ Q5. a) Explain about ENTITY declarations in VHDL and write VHDL program for NAND and 10 OR gates. b) Implement 3 bit asynchronous u p counter and also sketch the timing diagram. 10 20 Solve the following-06 a) Explain working of 8:1 Multiplexer. b) Working of S-R flip flop(with its internal circuit diagram and truth table). e) Explain working of Constant Current source.

d) Write VHDL program for full substractor.

56948

5E3DE25E6A27B8E7164E07E6054A5B7E